Attorney Docket No.: M-9631 US

WHAT IS CLAIMED IS:

1	1. A method comprising:
2	a memory circuit receiving a data frame to be subsequently transmitted to a
3	destination device via a switching fabric, wherein the data frame
4	comprises header and data fields, and wherein the switching fabric
5	comprises a plurality of data ports through which data frames enter or ex
6	the switching fabric;
7	selecting a first multi-bit value [MASK] from a plurality of first multi-bit values
8	according to the data contained in the one of the header fields, wherein t
9	selected first multi-bit value comprises a plurality of bits;
10	selecting a second multi-bit value [FPOE] from a plurality of second multi-bit
11	values according to the data contained in the one of the header fields,
1312	wherein the selected second multi-bit value comprises a plurality of bits;
12 13	wherein the bits of each of the first and second multi-bit values corresponds,
14	respectively, to the plurality of data ports;
14 14 15 15 16 11	bit wise logically ANDing the selected first and second multi-bit values to
16	produce a third multi-bit value;
17 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19	adding the third multi-bit value to a header field of the received data frame;
18 18	transmitting the received data frame from the memory circuit to the switching
19	fabric after adding the third multi-bit value to the received data frame;
<u>}</u> ≥ 20	the data frame exiting the switching fabric through one or more data ports there
21	in accordance with the values of the bits of the third multi-bit value.

- 1 2. The method of claim 1 wherein the memory circuit is coupled to the switching fabric via a first pair of the plurality of data ports.
 - 3. The method of claim 2 wherein the data frame is transmitted to the switching fabric via one of the first pair of the plurality of data ports.

-17-

Client Reference No.: 64841

12

- 1 4. The method of claim 1 wherein the destination device is coupled to the 2 switching fabric via a second pair of the plurality of data ports.
- 1 5. The method of claim 4 where the data frame is transmitted to the destination device via one of the second pair of the plurality of data ports.
 - 6. The method of claim 1 wherein each bit of the first multi-bit value is set to logical 1 or logical 0, wherein each bit set to logical 1 corresponds, respectively, to one of the plurality of data ports through which the data frame may exit the switching fabric to reach the destination device.
 - 7. The method of claim 4 wherein each bit of the second multi-bit value is set to logical 1 or logical 0, wherein a first of two bits of the second multi-bit value is set to logical 1, wherein a second of the two bits of the second multi-bit value is set to logical 0, and wherein the two bits correspond, respectively, to the second pair of the plurality of data ports.
 - 8. The method of claim 1 wherein only one bit of the third multi-bit value that is set to logical 1, and wherein the one bit corresponds to a particular data port of the plurality of data ports through which the data frame must exit the switching fabric to reach the destination device.

692543 v2 Client Reference No.: 64841

1

2

3

4

1

2

3

4

5

1

2

3

4

Ille die

Hall that

free strate

ļå

ζħ

W. W.

	1	9.	An apparatus comprising:
	2	a mem	ory circuit configured to receive a data frame to be subsequently
	3		transmitted to a destination device via a switching fabric, wherein the data
	4		frame comprises header and data fields, and wherein the switching fabric
	5		comprises a plurality of data ports through which data frames enter or exit
	6		the switching fabric;
	7	a first	circuit coupled to the memory circuit, wherein the first circuit is configured
	8		to receive data from one of the header fields, and wherein the first circuit
	9		is configured to produce a first multi-bit value in response to receiving the
	10		data;
	11	a secon	nd circuit coupled to the memory circuit, wherein the second circuit is
	12		configured to receive the data, and wherein the second circuit is
m din na din	13		configured to produce a second multi-bit value in response to receiving the
12	14		data;
	15	a third	circuit coupled to the first and second circuits, wherein the third circuit is
H H	16		configured produce a third multi-bit value in response to receiving the first
7	17		and second multi-bit values from the first and second circuits,
===	18		respectively, wherein the third circuit is configured to add the third multi-
# 4 <u>F</u>	19		bit to a header field of the data frame;
ħ ź	20	wherei	n the memory circuit is configured to transmit the data frame to the
Till it	21		switching fabric after the third multi-bit value is added to the header field;
	22	wherei	n the third multi-bit value identifies one of the plurality of data ports
	23		through which the data frame must exit the switching fabric to reach the
	24		destination device.
	1	10.	The apparatus of claim 9 wherein the memory circuit is coupled to the

switching fabric via a first pair of the plurality of data ports.

692543 v2 Client Reference No.: 64841

2

- The apparatus of claim 9 further comprising the switching fabric and the 1 11. destination device, wherein the destination device is coupled to the switching fabric via a 2 3 second pair of the plurality of data ports.
- 12. The apparatus of claim 9 wherein each bit of the first multi-bit value is set 1 to logical 1 or logical 0, wherein each bit set to logical 1 corresponds, respectively, to one 2 of the plurality of data ports through which the data frame may exit the switching fabric 3 4 to reach the destination device.
 - 13. The apparatus of claim 9 wherein each bit of the second multi-bit value is set to logical 1 or logical 0, wherein each bit of the second multi-bit value that is set to logical 1 corresponds to a respective one of the plurality of data ports through which the first data frame may exit the switching fabric to reach one of a plurality of devices coupled to the switching fabric.
 - The apparatus of claim 9 wherein the third circuit is configured to bit wise 14. logically AND the first and second multi-bit values.
 - 15. The apparatus of claim 9 wherein only one bit of the third multi-bit value that is set to logical 1, and wherein the one bit corresponds to a particular data port of the plurality of data ports through which the data frame must exit the switching fabric to reach the destination device.

Client Reference No.: 64841

1

2

3

4

5

1

2

1

2

3

4

H. dish and

And And

the diese half

Han Hand

Attorney Docket No.: M-9631 US

	1	16.	An apparatus comprising:
	2	a but	ffer configured to receive a data frame to be transmitted to a destination
	3		device via a switching fabric, wherein the switching fabric comprises a
	4		plurality of data ports through which data frames enter or exit the
	5		switching fabric;
	6	a rou	ting data generation circuit coupled to the buffer, wherein the routing data
	7		generation circuit is configured to generate and add routing data to the
	8		data frame received by the buffer, wherein the routing data identifies one
	9		of the plurality of data ports through which the data frame will exit the
	10		switching fabric to reach the destination device;
	11	wher	ein the buffer is configured to transmit the received data frame to the
	12		switching system after the routing data generation circuit adds the routing
Will find the	13		data to the data frame.
# ##	1	17.	The apparatus of claim 16 wherein the buffer is coupled to the switching
there were view area from the first time to the the time that the	2	fabric via fir	st and second data ports thereof.
Hart oute			

692543 v2

Attorney Docket No.: M-9631 US

	1		18.	An apparatus comprising:
	2 a memory circuit configured to receive a data frame to be transmitted to		nory circuit configured to receive a data frame to be transmitted to a	
	3			destination device via a switching fabric, wherein the switching fabric
	4			comprises a plurality of data ports through which data frames enter or exit
	5			the switching fabric;
	6		means	s coupled to the memory circuit, to generate and add routing data to the data
	7			frame received by the memory circuit, wherein the routing data identifies
	8			one of the plurality of data ports through which the data frame will exit the
	9			switching fabric to reach the destination device;
	10		where	ein the memory circuit is configured to transmit the received data frame to
	11			the switching system after the means adds the routing data to the data
	12			frame.
H. HI				
ā	1		19.	The apparatus of claim 18 wherein the memory circuit is coupled to the
à	2	switch	ing fab	oric via a first pair of the plurality of data ports.
And Care he he he can have And				
11.5	1		20.	A method comprising:
=	2		a men	nory circuit receiving a data frame to be transmitted to a destination device
	3			via a switching fabric, wherein the switching fabric comprises a plurality
1	4			of data ports through which data frames enter or exit the switching fabric;
	5		gener	ating and adding routing data to the data frame received by the memory
- 124	6			circuit, wherein the routing data identifies one of the plurality of data ports
	7			through which the data frame will exit the switching fabric to reach the
	8			destination device;
	9		the m	emory circuit transmitting the received data frame to the switching system
	10			after the means adds the routing data to the data frame.

692543 v2 Client Reference No.: 64841

٠		
	1	
	2	
	3	
	4	
	5	
	6	
	7	
	8	
	9	
	10	
	11	
. H. H. Hull tank tank		
į.		
_		

	21.	A computer readable medium storing instructions executable by a comuter		
system	system to implement a method, the method comprising:			
a memory circuit receiving a data frame to be transmitted to a destination devi				
		via a switching fabric, wherein the switching fabric comprises a plurality		
		of data ports through which data frames enter or exit the switching fabric;		
	genera	ting and adding routing data to the data frame received by the memory		
		circuit, wherein the routing data identifies one of the plurality of data ports		
		through which the data frame will exit the switching fabric to reach the		
		destination device;		
	the memory circuit transmitting the received data frame to the switching system			
		after the means adds the routing data to the data frame.		

692543 v2 Client Reference No.: 64841